![]() Method for determining the quality of a video and/or television image signal
专利摘要:
In the diversity-received state with multiple receivers, the criteria for evaluating the received signal are needed to select the television receiver with the best reception. In order to determine the quality of the television image, the disturbing pulses following the horizontal-sync pulses are detected within one strip and evaluated according to the parameters. The invention is suitable for television receivers, video recorders, diversity-received states, in particular mobile receivers. 公开号:KR20000069200A 申请号:KR1019997004773 申请日:1998-09-30 公开日:2000-11-25 发明作者:허먼 링크;스테판 쉬라디 申请人:엑시스 인터랙티브 리서치 게엠베하; IPC主号:
专利说明:
METHOD FOR DETERMINING THE QUALITY OF A VIDEO AND / OR TELEVISION IMAGE SIGNAL} The reproduction and reception of television images in a fixed receiving station should not be a problem at all because the reception condition is good and maintains a wide range of invariants. In contrast, the reception state for a mobile receiving station varies greatly depending on the state of the terrain. For example, if there is a mobile receiving station in the mountains, the echo can greatly interfere with reception. In mountain or hill area radio disturbances, radio connections can be completely destroyed, resulting in only the noise of the background (Rauschen, background noise) instead of television images. Meanwhile, television receivers and displays have been installed in vehicles such as cars, buses, and railroad cars, for example to display news such as traffic information delivered via video text, or on the other hand, for travelers to enjoy TV programs. In some cases, a severely shaken reception state caused by the movement of the receiving station itself due to the region in which it is currently operating makes the traveling TV viewer very uncomfortable, since the picture quality may be visibly shaken. When the vehicle passes through a jammer, the observer can only see the noise on the display. Watching TV programs with such a disturbance disturbs viewers rather than entertains them. Note that the reception of radio signals in mobile receiving stations via diversity reception can be improved. With respect to antenna-diversity, if we understand that a receiver is usually connected to one of multiple spatially separated antennas, with frequency-diversity multiple receivers that receive the same signal or the same program at different frequencies It is understood that it is referred to as a system consisting of. As for space-diversity, we understand it as a system consisting of several receivers receiving the same signal with spatially separated antennas. In a diversity-receiving system with multiple receivers, appropriate criteria are needed to select the best receiver. It is therefore an object of the present invention to present a process for determining the quality of video signals and / or television images. The present invention relates to a method for determining the quality of video and / or television video signals and to a circuit arrangement for the implementation of the method according to the invention. 1 shows a first embodiment of a circuit array. 2 is a second embodiment of a circuit configuration; 3 is a third embodiment of a circuit configuration; 4 is a fourth embodiment of a circuit configuration. 5 is a fifth embodiment of a circuit configuration. 6 is a pulse diagram. The present invention solves the object through the following facts. That is, in order to obtain the quality of the video signal to some extent, the disturbing pulses appearing after the horizontal-synchronous pulses are detected in one scanning line and evaluated according to the parameters. The present invention starts with the first recognition of the fact that disturbing pulses which follow the horizontal-synchronous pulses within one scan line can be used as a reference for image quality. A physical unit that determines the image quality, in which the number of disturbing pulses is important within one scan line, such as the amplitude, pulse width, and other parameters identifying the disturbing pulse, such as the position of the disturbing pulse, per scan line. The present invention starts from a second recognition of the fact that According to the first embodiment of the present invention as set forth in claim 2, the disturbing pulses detected in one scan line are counted. The number of disturbing pulses may thus be a reference or a figure for picture quality. For example, in a diversity-receiving system, if several receivers receive a TV signal of the same program, the number of disturbing pulses detected at the individual receiver is described as a numerical value for picture quality for each scan line. Thus, a receiver with a minimum number of disturbing pulses in each scan line can be selected. For example, one counter may be expected that counts disturb pulses within one frequency for all receivers within one scan line. As the receiver with the current best image, the receiver with the minimum number of disturbing pulses can be selected. However, there may be cases where a receiver, for example, with a minimum number of disturbing pulses per scan line supplies a lower quality image than other receivers with more disturbing pulses per scan line, because the amplitude along with the number of pulses (Amplitude) and width can affect image quality. For example, if you have a receiver that shows more disturbing pulses of less amplitude on every scan line, and vice versa, a receiver with less disturbing pulses of larger amplitude, rather than a receiver with fewer but higher amplitudes per scan line. Receivers with a higher number of disturbing pulses provide better images. In the second embodiment of the present invention as set forth in claim 3, the disturbing pulses appearing within one scanning line are added to one overall amplitude, and the numerical value is described as a numerical value for image quality. The amplitude of the disturbing pulses is added via a counter or integrator (eg integrator). In a diversity-receiving system, where the picture quality at that receiver is determined according to the processing described in claims 3 or 5, for example, a receiver with a minimum overall amplitude can be selected as the receiver that currently provides the best image. have. The pulse width plays a similar role as the amplitude of the disturbing pulse. In a diversity-receiving system, a receiver with a smaller value for the disturbing pulse may provide a much worse image than the other when the pulse width is larger than the other in the receiver with the smaller value for the disturbing pulse. For this reason, in the third embodiment of the present invention as set forth in claim 4, the pulse width of the disturbing pulses appearing within one scan line is added to the total pulse width, for example, by means of a counter or an accumulator. In a diversity-receiving system in which the image quality of all receivers is determined according to the processing performed in claims 4 or 6, the receiver provides the best TV picture by the receiver having the minimum overall pulse width. It is important to select this receiver for reception. The position, along with the number, amplitude and width of the disturbing pulses, determines the picture quality, especially within one scan line. At the beginning and end of a scan line, the disturbing pulses do not have a much stronger effect on image quality than the disturbing pulses in the middle of the scan line. In order to take into account the unequal effects, it is envisaged that the fourth embodiment of the present invention as set forth in claim 8 is for detecting the position of the disturbing pulse within one scan line and determining the importance with one coefficient. One scan line may be divided into several subregions in which one coefficient belongs to each subregion. The number of disturbing pulses detected in one subregion is determined by the coefficient assigned to this subregion. In this way, the numerical value maintained by the average determination by frequency for all the partial regions is added to the total number identifying the image quality. It is meaningful that disturbance pulses are given greater importance in partial regions where the disturbance pulses have a greater effect on image quality or screen content than other regions. In other implementations, the total number of sinking image quality increases and the total number of falling image quality increases. In a diversity-receiving system, a receiver that produces the best picture quality can be selected as in the embodiment described above. In particular, it is advantageous to combine the first four embodiments of the invention described so far with the fifth embodiment. In the fifth embodiment of the present invention, the disturb pulses appearing in one scan line are counted through a counter. The number of disturbing pulses is recorded at the initial value. The second value is the sum of the amplifiers, which is added to some kind of overall amplifier. Similarly, through the addition of the pulse width of the disturbing pulses appearing within one scan line, a kind of total pulse width describing the third value is obtained. As a result, the position of the disturbing pulse appearing in one scanning line is detected. The positions of the disturbing pulses and the first, second and third values are evaluated in, for example, one processor so that the numerical values and the individual positions of the disturbing pulses are evaluated as coefficients. If these coefficients are so selected, for example, a parameter that has little effect on the image quality and the screen content will not receive a significant evaluation compared to a parameter that greatly affects the image quality and the screen content. If it is possible to evaluate the individual parameters only, it may be that the position, amplitude and pulse width also matter, for example in all disturbing pulses. The value evaluated in this way is added to the first total number describing the appropriate value for image quality. It is known that due to its completeness, the ampli- tude and pulse width can be evaluated before and / or after (total) addition. The evaluation and importance determination of the position and individual numerical values of the disturbing pulses can be carried out, for example, in one processor. The total number of one or several scan lines can be stored in one memory device. In the embodiment described so far, the disturbing pulse is numerically recorded via a digital counter. The addition of the determined or undetermined importance amplitude is realized with digital techniques as well as the pulse width with or without importance. This is the case, for example, by means of a counter. In analog technology, an integrator can be expected. As a recording device, an analogue detection and an anchored halteglied or digital recording device can be envisaged. As set forth in claim 14, only those disturbing pulses whose amplitude and / or pulse width are beyond one presentable threshold can be evaluated. Individual figures can be summed into the initial total for all scan lines. However, due to the addition of the individual totals-all scan lines are appended with some initial totals-a second total can be formed for a single frame or a full frame. If the initial total number of individual scans in such a process can be evaluated as such, scanlines that exert a strong influence on image quality are more powerful than scanlines exerting only a minor influence on image quality as set forth in claims 13 and 14. Is appreciated. The present invention refers in more detail to the circuit arrangement for the implementation of a process suitable for the example of illustration and associated invention. In FIG. 1, the TV receiver TV tuner receives a TV signal that is transformed into a so-called blanking synchro signal, abbreviated as FBAS-signal, via an antenna A. According to the English expression Composite Video and Burst Synchronization, the FBAS signal, denoted CVBS-signal, is derived from the input of the analog-digital-transformer AD. The outgoing (output) signal-the digitized FBAS signal-is connected to the input of the synchronous pulse separator SIS and the first input of the comparator VL, on which the reference unit RG is located. The output of the comparator VL is connected to the cycle input of the counter ZL, its reset input R is connected to the cycle input T of the storage device SP and the output of the control conversion switch U, the output of which is connected to the input of the storage device SP. have. The synchronous pulse separator SIS is connected to a phase locked loop (PLL) and its output is connected to the input of the control switch U. The picture sychronisation output of the synchronous pulse separator SIS is connected to the second input of the control conversion switch U. The analog-digital-converter AD converts the analog FBAS signal received by the TV receiver TVE into a digital FBAS signal. The comparator VL checks whether the pulses indicated in the FBAS-signal exceed the indicated reference unit RG. If the reference unit is exceeded, the counter ZL includes a counting pulse. In this way, the disturbing pulses appearing within one scan line whose amplitude and / or pulse width exceed the reference unit RG are counted. At position Z of the control conversion switch U shown in FIG. 1, the counter Z1 is reset to all horizontal-sync pulses of the phase shift control mechanism, and the recording device SP clocks for the reception of the counter value. . Therefore, the value of the scan line can be stored in the memory device SP. When the control changeover switch is operated to another position B, the counter Zl resets all vertical sync pulses and the writer SP cycles (clocks) to receive the counter value. In this case, the total value for a single frame or a full frame is recorded in the recording device SP. A pulse diagram is shown in FIG. 6. The FBAS-signal comprises, for example, three thin disturbing pulses S1, S2 and S3 and one wide disturbing pulse which is an echo of the horizontal-synchronous pulses between two horizontal-sync pulses of one scan line. The output signal of the comparator VL includes two horizontal-sync pulses H, disturbing pulses S1, S2 and E, and the disturbing pulse S3 is canceled because its amplitude does not exceed the reference unit RG. Counter Zl thus only counts the falling side of disturbing pulses S1, S2 and E. The sync pulse separator produces a disturbing echo pulse E, which is filtered by a phase locked loop (PLL) PLL with two horizontal-sync pulses H. This is because a phase locked loop (PLL) PLL only transmits or produces pulses that return regularly. In addition, the phase locked loop (PLL) PLL replaces the missing horizontal-sync pulse. The premise of this is, of course, a relatively narrow capture range. In the second embodiment of the circuit configuration shown in Fig. 2, a counter to intermediate (temporary) recording device Z2 and a processor P are expected instead of the counter Zl. The output of the analog-to-digital converter AD is connected to the original intermediate (temporary) recorder Z2, the cycle input of which is connected to the input of comparator P and the output of which is connected to the input of processor P. The output of processor P is connected to the input of analog counter SU, which can be mounted inside processor P. The temporary recording device Z2 stores the amplitudes of the disturbing pulses S1, S2, and E, and transfers them to the processor P, which can add, integrate, or weight the amplitude of the disturbing pulses by coefficient. In the temporary recorder SP, the values of the individual scan lines or the single frame and full frame obtained at the amplitude of the disturbing pulses are stored according to the position of the control conversion switch U. The third embodiment of the circuit arrangement described in FIG. 3 is distinguished from the second embodiment shown in FIG. 2 by the fact that the temporary recording device Z2 is replaced by the counter to the temporary recording device Z2 and the clock generator CL. do. Instead of the output of the analog-to-digital converter AD, the output of the comparator VL is connected to the release input of the counter or temporary storage Z3, whose clock input T is the clock generator CL and its output is the processor P. It is connected to the input of. The temporary recording device Z3 stores the pulse widths of the disturbing pulses S1, S2 and E, and transmits each to the processor P, which can add or integrate the pulse width to the total pulse width or weight it by a factor prior to addition. . In the recording device SP, the numerical values of the individual scan lines or the single frame and the full frame obtained at the pulse width of the disturbing pulse are stored according to the position of the control conversion switch U. In the fourth embodiment of the circuit configuration shown in Fig. 4, antenna A, TV receiver TVE, analog-digital-converter AD, comparator VL, synchronous pulse separator SIS, phase deviation controller (phase locked loop (PLL)) PLL The structure associated with the control conversion switch U, the recording device SP, the analog counter SU, and the processor P is consistent with the circuit configuration of Figs. The input of processor P is however connected to the output of counter to temporary storage Z4, the input of which is connected to the output of counter Z5 and its cycle (clocking) input T to the output of comparator VL. The input of counter Z5 is connected to the output of the cycle (clocking) generator CL. The reset input of counter Z5 is connected to the output of the phase deviation controller (phase locked loop (PLL)) just like the initial input of control changeover switch U. With the pulse presented at the output of the comparator VL, the temporary recorder Z4 accepts the count state of the counter Z5 cycled (clocked) by the clock generator CL. The count state then coincides with the respective positions of the individual disturb pulses S1, S2 and E. The count state representative of the location of the disturb pulse is added to the coefficients at processor P. The coefficient value calculated in this way in the analog counter SU is added and-according to the position of the control conversion switch U-the frame for the scan lines is stored. The fifth embodiment of the circuit arrangement shown in Fig. 5 shows a combination of four first embodiments shown in Figs. 1-4. The output of the counter Z1 and the outputs of the counters to the temporary recording devices Z2, Z3 and Z4 are connected to the input of the processor P. The processor P adds the position to the coefficient passed by the counter Z4 and the numerical value and is passed for the sum to the analog counter SU where the count value is summed with the numerical value passed by the counters Z1-Z3. In processor P, however, the respective values of counters Z2 and Z3 that match the pulse width and / or amplitude are summed by the coefficients prior to addition. In processor P, the sum of the unadded amplitude and / or pulse widths together with the addition of the individual amplitude and pulse widths is added to the coefficient. However, the sum of the amplitude and / or pulse width already added can be added once again to the coefficient. This can be any conceivable combination of additions. Counter to temporary storage devices Z2 and Z3 are digital counters, which can be executed as integrators in the absence of an analog-to-digital converter AD. Analog counter SU and storage SP can be integrated in processor P. For general TV broadcasting, it is meaningful to add the disturbing pulses appearing in the center of the screen and their parameters more strongly than the disturbing pulses located in the periphery. On the contrary, it is important to add more strongly the disturbing pulses located in the subtitles and their parameters when watching TV broadcasts with subtitles, for example in entertainment movies with subtitles and programs with video text for the hearing impaired. The present invention is particularly suitable for a diversity-receiving system with several TV receivers, since the present invention provides an appropriate criterion for picture quality (picture quality). For evaluating the image quality of each TV receiver installed in the diversity-receiving system, the TV receiver may determine the best image quality and select the reception in a simple manner through the numerical values and the total values calculated according to the present invention. The conversion to the TV receiver with the best picture at that time can then be carried out in a scanning line-, single frame- or full frame manner. Such TV receivers with the minimum overall value produce the best screen, while the TV receiver with the maximum total value provides the screen with the minimum quality. In particular, the present invention is suitable for installations used indoors such as mobile diversity-receiving systems such as passenger cars, travel buses or railway vehicles. This is because, as described earlier, reception conditions in mobile installations are subject to strong vibrations depending on the type of terrain in which they operate. If the evaluation of the image quality is required for any reason, the present invention can be applied to a TV receiver and a video recorder.
权利要求:
Claims (26) [1" claim-type="Currently amended] In the image quality evaluation method of the TV screen, Detecting a disturbing pulse following a horizontal-sync pulse in one scan line and evaluating it in relation to its parameters to measure the quality of the video signal. [2" claim-type="Currently amended] 2. A method according to claim 1, wherein the number of disturbing pulses detected in one scan line is used as a reference for the quality of the video signal. [3" claim-type="Currently amended] Method according to claim 1 or 2, characterized in that the amplitude of the detected disturbance pulse is used as a reference for the quality of the video signal. [4" claim-type="Currently amended] 4. Method according to claim 1, 2 or 3, characterized in that the pulse width of the detected disturbance pulse is used as a reference for the quality of the video signal. [5" claim-type="Currently amended] 4. A method according to claim 3, wherein the amplitudes of the disturbing pulses of one scan line, single frame or full frame are added to form the full amplitude or the full reference value. [6" claim-type="Currently amended] 5. A method according to claim 4, wherein the pulse widths of the disturbing pulses of one scan line, single frame or full frame are added to form an overall amplitude to an overall reference value. [7" claim-type="Currently amended] 7. A method according to any one of the preceding claims, wherein at least one disturbing pulse parameter is weighted with one coefficient to obtain one weighted reference value. [8" claim-type="Currently amended] 8. A reference value according to any one of claims 1 to 7, characterized in that one reference value is assigned to every position while using the position of the disturbing pulse detected within one scan line as a reference for the quality of the video signal. How to. [9" claim-type="Currently amended] 9. A method according to any one of the preceding claims, wherein the individual numerical values are added to the initial total value representing the numerical value for the quality of the video signal. [10" claim-type="Currently amended] 10. The total value or initial total number of scan lines of a single frame or full frame is added to the second total value according to any one of claims 2 to 9, which records a numerical value for the quality of the single frame or the full frame. Characterized in that. [11" claim-type="Currently amended] 11. A method according to claim 10, wherein the numerical value or the total value is added as one coefficient prior to the summation. [12" claim-type="Currently amended] The method of any one of the preceding claims, wherein the disturbing pulses and / or parameters located in the center area of the screen are added more strongly than the other disturbing pulses. [13" claim-type="Currently amended] The method of any one of the preceding claims, wherein the disturbing pulses and / or the parameters located at the periphery of the bottom of the screen are added more strongly than the other disturbing pulses. [14" claim-type="Currently amended] The method according to any one of the preceding claims, wherein only the disturbing pulses whose amplitude and / or pulse width are above an indicationable threshold value are detected. [15" claim-type="Currently amended] The method of any one of the preceding claims, wherein the analog video signal is digitized prior to detection of the disturbing pulse. [16" claim-type="Currently amended] The process according to any one of the preceding claims, wherein treatment for a diversity-receiving system with multiple receivers is anticipated and the first or second total value for all receivers is checked, at which time the receiver with the highest value is obtained. And the best first or second total value is selected for reception. [17" claim-type="Currently amended] In a circuit arrangement for carrying out the method according to claim 1 or 2, An FBAS-signal FBAS is induced at the input of the synchronous pulse separator SIS and the first input of the comparator VL, and a reference unit RG is located at the second input, The scan line sync output of the sync pulse separator (SIS) is connected to the input of a phase locked loop (PLL), The screen synchronous output of the synchronous pulse separator (SIS) or the output of a phase locked loop (PLL) (PLL) is connected to the clock input of the storage device SP and the clock input is a comparator for counting the disturbing pulses. A circuit arrangement characterized in that it is connected to the reset input of the initial counter (Z1), which is connected to the output of (VL). [18" claim-type="Currently amended] In a circuit arrangement for carrying out the method according to claim 1, 3 or 5, An FBAS-signal FBAS is induced at the input of the synchronous pulse separator SIS and at the first input of the comparator VL, with a reference unit RG at the second input, The scan line sync output of the sync pulse separator (SIS) is connected to the input of a phase locked loop (PLL), The screen synchronous output of the sync pulse separator (SIS) or the output of the phase locked loop (PLL) (PLL) is connected to the cycle input of the storage device SP and is connected to the reset input of the analog counter SU. And The FBAS-signal (FBAS) is located at the first temporary storage device (Z2) input, the clock input is connected to the output of the comparator (VL) and the output is connected to the input of the processor (P), The output of the processor P is connected to the input of the analog counter SU, the clock input is connected to the output of the comparator VL, and the output is connected to the input of the storage device SP. Circuit configuration. [19" claim-type="Currently amended] 19. The circuit arrangement according to claim 18, wherein a digital storage device or a detection-fixed link is anticipated as the temporary storage device (Z2). [20" claim-type="Currently amended] In a circuit arrangement for carrying out the method according to claim 1, 4 or 6, An FBAS-signal FBAS is induced at the input of the synchronous pulse separator SIS and at the first input of the comparator VL, at which the reference unit RG is located and the output is the release of the counter Z3. Input and the cycle input of the analog counter (SU), The screen synchronization output of a phase locked loop (PLL) or a synchronous pulse separator (SIS) is connected to the cycle (clocking) input of the storage device SP and the reset input of the analog counter. The output of the cycle (clocking) generator CL is connected to the cycle (clocking) input of the counter Z3 for counting or adding up the pulse widths of the detected disturbing pulses, the output being the input of the processor P. Connected to the An output of the processor (P) is connected to an input of an analog counter (SU), said output being connected to an input of a storage device (SP). [21" claim-type="Currently amended] 21. The circuit arrangement according to claim 20, wherein the pulse widths are summed through the digital counter (Z3) or integrated through the integrator. [22" claim-type="Currently amended] In a circuit arrangement for carrying out the method according to claim 5, A FBAS-signal (FBAS) is derived from the FBAS-signal (FBAS) at the input of the synchronous pulse separator (SIS) and at the first input of the comparator (VL), at which the reference unit (RG) is located and the output Is connected to the clock inputs of the temporary storage device Z4 and the analog counter SU. The scan line synchronization output of the sync pulse separator SIS is connected to the input of a phase locked loop PLL, which is connected to the reset output of the counter Z5. The screen synchronization output of the sync pulse separator (SIS) or the output of the phase locked loop (PLL) (PLL) is connected to the cycle (clocking) input of the storage device SP and the reset input (SU) of the analog counter. It is The output of the cycle (clocking) generator CL is connected to the cycle (clocking) input of the counter Z5, and the output is connected to the input of the temporary storage device Z4, The output of the temporary storage device Z4 is connected to the input of the processor P. The input of the analog counter SU is connected to the input of the memory device SP. [23" claim-type="Currently amended] In a circuit arrangement for carrying out the method according to any one of claims 1 to 15, The FBAS-signal FBAS is induced at the input of the synchronous pulse separator SIS, the input of the first temporary storage device Z2 and the first input of the comparator VL, and the reference unit RG is located at the second input and The output is connected to the cycle (clocking) input of the first counter and the release inputs Z1 and Z3 of the second counter, and the clock input of the first and second temporary storage devices Z2 and Z4 and the analog counter SU. Connected to the The cycle (clocking) generator CL is connected to the cycle (clocking) inputs of the second and third counters Z3 and Z5, and the output is connected to the input of the second temporary storage device Z4. , The scan line synchronization output of the sync pulse separator SIS is connected to an input of a phase locked loop PLL, and the output is connected to reset outputs of the first and third counters Z1 and Z5. The screen synchronization output of the sync pulse separator SIS or the output of the phase locked loop PLL are connected to the cycle (clocking) input of the storage device SP and the reset input SU of the analog counter. The input is connected to an analog counter (SU). [24" claim-type="Currently amended] 24. The output of a phase locked loop (PLL) according to any one of claims 17 to 23, wherein the output of the phase locked loop (PLL) is controlled by the initial input of the control conversion switch (U) and the screen synchronization output of the synchronization pulse separator (SIS). A second input of a conversion switch (U), said output being connected to a cycle (clocking) input of a storage device (SP) and a reset input of an analog counter (SU). [25" claim-type="Currently amended] 25. The circuit arrangement according to any one of claims 17 to 24, wherein one analog-digital-converter (AD) is connected to a comparator (VL) and a synchronous pulse separator (SIS). [26" claim-type="Currently amended] 26. The circuit arrangement according to any one of claims 17 to 25, wherein the FBAS-signal (FBAS) is carried by one TV receiver (TVE).
类似技术:
公开号 | 公开日 | 专利标题 US4419693A|1983-12-06|Error concealment in digital television signals US5450134A|1995-09-12|Video facility management system for encoding and decoding video signals to facilitate identification of the video signals US3838444A|1974-09-24|System for transmitting auxiliary information in low energy density portion of color tv spectrum KR100313890B1|2001-11-15|TV set of watching Digital and Analog broadcasting signal US6263506B1|2001-07-17|Data transmission and reception device and system, data transmission method and parameter setting method for data reception device US5289271A|1994-02-22|Cable television-usage system US4944032A|1990-07-24|Multiplex signal processing apparatus US4599644A|1986-07-08|Method of and apparatus for monitoring video-channel reception US7948558B2|2011-05-24|Audio video timing measurement and synchronization US4394690A|1983-07-19|Variable aspect ratio television receiver CA1213359A|1986-10-28|Multiplex subsampling transmission system for a highdefinition color television picture signal JP3534892B2|2004-06-07|System and method for inserting data into a video signal US5200822A|1993-04-06|Arrangement for and method of processing data, especially for identifying and verifying airing of television broadcast programs US4449249A|1984-05-15|Televison programming information system EP0053885B1|1986-07-16|Protected television signal distribution system US5132793A|1992-07-21|Television receiver compatible with both standard system television signal and high definition television signal US5541666A|1996-07-30|Method and apparatus for overlaying digitally generated graphics over an analog video signal DE3623719C2|1987-10-15| EP0593202B1|1997-03-12|Method for identifying a programme in an audience measurement system DE3625932C2|1997-09-04|Image display system for continuous scanning US8810659B2|2014-08-19|Delay and lip sync tracker US6477204B1|2002-11-05|Video image decoding method and apparatus US5410360A|1995-04-25|Timing control for injecting a burst and data into a video signal US5283653A|1994-02-01|Dual HDTV/NTSC receiver using sequentially synthesized HDTV and NTSC co-channel carrier frequencies JP2004536477A|2004-12-02|Apparatus and method for detecting to which program a digital broadcast receiver is tuned
同族专利:
公开号 | 公开日 DE19743124B4|2004-08-26| JP3811818B2|2006-08-23| DE59813808D1|2006-12-28| US6441847B1|2002-08-27| EP0941618A1|1999-09-15| WO1999017557A1|1999-04-08| JP2001511334A|2001-08-07| DE19743124A1|1999-04-01| EP0941618B1|2006-11-15|
引用文献:
公开号 | 申请日 | 公开日 | 申请人 | 专利标题
法律状态:
1997-09-30|Priority to DE1997143124 1997-09-30|Priority to DE19743124.0 1998-09-30|Application filed by 엑시스 인터랙티브 리서치 게엠베하 2000-11-25|Publication of KR20000069200A
优先权:
[返回顶部]
申请号 | 申请日 | 专利标题 DE1997143124|DE19743124B4|1997-09-30|1997-09-30|Method for determining the quality of a video signal and / or a television picture| DE19743124.0|1997-09-30| 相关专利
Sulfonates, polymers, resist compositions and patterning process
Washing machine
Washing machine
Device for fixture finishing and tension adjusting of membrane
Structure for Equipping Band in a Plane Cathode Ray Tube
Process for preparation of 7 alpha-carboxyl 9, 11-epoxy steroids and intermediates useful therein an
国家/地区
|